Increasing Microprocessor Performance with Tightly-Coupled Reconfigurable Logic Arrays

نویسندگان

  • Sergei Sawitzki
  • Achim Gratz
  • Rainer G. Spallek
چکیده

Conventional approaches to increase the performance of microprocessors often do not provide the performance boost one has hoped for due to diminishing returns. We propose the extension of a conventional hardwired microprocessor with a reconngurable logic array, integrating both conventional and reconngurable logic on the same die. Simulations have shown that even a comparatively simple and compact extension allows performance gains of 2{4 times over conventional RISC processors of comparable complexity, making this approach especially interesting for embedded microprocessors. The integration scale in the semiconductor industry is incessantly increasing. This trend allowed the implementation of increasingly complex systems on a single die. Dynamic instruction tracing and cache hit rate measurements show that the eeectiveness of increased cache size and higher superscalarity is leveling oo beyond a certain threshold. For instance, doubling the cache size from 64 to 128 KByte has been shown to increase the hit rate by only 0.4% 1] under certain loads. Average CPI values of commercial superscalar processors remain poor. A CPI of 1.2{3.0 was reported for quad-issue Alpha 21164 at 300MHz 2], a quad-issue HaL SPARC at 118MHz achieves 0.83 CPI under standard load 3]. These numbers can at least partly be attributed to bottlenecks in the memory subsystem , however the question arises whether the cost of larger caches and additional superscalar function units can be justiied by these rather lackluster performance improvements. Consequently, alternative approaches have been investigated, of which only a few can be mentioned here. Since memory is a major factor of system performance and the processor-memory gap is widening, integration of memory or additional special-purpose logic on the same die with a microprocessor core looks attractive. Projects like IRAM 2] and PPRAM 4] have shown promising results from this venue. Other researchers are abandoning the conventional computing

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

FCCM ’94 --IEEE Workshop on FPGAs for Custom Computing Machines April 10-13, Napa, CA DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century

During the past decade the microprocessor has become a key commodity component for building all kinds of computational systems. During this time frame large, reconfigurable logic arrays have exploited the same advances in IC fabrication technology to emerge as viable system building blocks. Looking at both the technology prospects and application requirements, there is compelling evidence that ...

متن کامل

A High Performance and Energy Efficient Microprocessor with a Novel Restricted Dynamically Reconfigurable Accelerator

In the era of Internet of Things, the battery life of edge devices must be extended for sensing connection to the Internet. We aim to reduce the power consumption of the microprocessor embedded in such devices by using a novel dynamically reconfigurable accelerator. Conventional microprocessors consume a large amount of power for memory access, in registers, and for the control of the processor...

متن کامل

Accelerating data centers with reconfigurable logic

Data centers are a highly competitive environment that demands high performance and energy efficiency and, in many cases, low latency. Custom hardware can provide significant improvements over conventional microprocessors on those metrics. Microsoft has been investigating the use of reconfigurable logic, in the form of field programmable gate arrays, to accelerate its data centers. In this talk...

متن کامل

Dynamic Reconfiguration of an Application on Hybrid Reconfigurable Systems

A formal methodology for automatic hardwaresoftware partitioning and co-scheduling the tasks of an application between Microprocessor and Programmable Logic Devices (PLDs) has become emerging research area of hardware software co-design. The main objective of this research is to get full advantage of hardware utilization and speedup the application execution. Hardware software partitioning and ...

متن کامل

Real-Time Image Processing

For thousands of years engineers have dreamed of building machines with vision capabilities that match their own. However most image processing algorithms are computationally intensive making real-time implementation di cult, expensive and not usually possible with microprocessor based hardware. In this project a computationally intensive image-processing algorithm is implemented, analysed, and...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998